ARSENIC AN APPLICATION OF CURRENT-MODE ADCS IN ID-ARRAY CONFIGURATION

*1PRAVEEN KUMAR VOLADRI, Research Scholar, *2Dr. JAGADEESH BODAPATI, Supervisor, *3Dr. ARRAMARAJU PRASAD RAJU, Co-Supervisor, Department of Electronics and Communication Engineering, NIILM UNIVERSITY, KAITHAL, HARYANA, INDIA.

ABSTRACT:Current-mode ADCs are used in the Arsenic system because of their particular properties, which boost data processing speed and accuracy. When compared to voltage-mode ADCs, current-mode ADCs outperform them in terms of weight reduction, speed, and power usage. Arsenic gains synergistic benefits from the use of an ID-Array for these ADCs. This is adequate for today's increasingly sophisticated electrical systems. The linked array structure of the ID-Array configuration allows for a scalable and modular design in which ADCs can function concurrently. This arrangement increases the overall throughput and resolution of the ADC system. The Arsenic system efficiently translates analog data to digital data by leveraging the connection between current-mode ADCs and the ID-Array arrangement.

Keywords: Arsenic, ID-Array Configuration, Analog-to-Digital Converters, Modular Architecture.

1. INTRODUCTION

The term "ARSENIC" refers to the ARray SENsor Integrated Device, which is a front-end instrument for monitoring spectrum bands. Each channel features SIL ADC. The SIL ADC was established for this purpose. It is useful for precisely determining color and brightness. Figure 1 depicts a mobile spectrophotometer with a front-end circuit.





Fig.1: Gretag Macbeth AG produces spectrophotometers.

To enable automatic measuring, move an arrow-marked element on the xy-table. The device's front-end integrated circuit includes sensors and simple multiplexed analog data processing. Analog to digital transitions smoothly.

CCD and CMOS Image Sensors

Images help customers quickly. We expect mobile computing and PDA talk to rise. Many companies are creating image sensors to lower imaging system prices.

Good charge-coupled image sensors. Electrical analog shift registers become CCDs. CCD issues will arise as more devices are made. CMOS is not it. Different technology raises prices. Equipment is needed to handle sensor output data. This is achievable using ADC or analog amps. Dependability decreases with size and cost. They operate on charge sharing. Efficiency requires big arrays. Total transmission efficiency reduces quickly for columns exceeding a certain pixel count. CCD single-pixel errors block columns, lowering bigger array production yield. We discuss CCD restrictions.

They fix CCDs with CMOS. It works with standard CMOS technology, which will remain popular. Digital signal filtering and analog-to-digital transfer reduce CMOS off-chip signal processing. CMOS cameras that preserve electricity are ideal for mobile use. CMOS sensors allow pixel-level access, unlike CCDs.

Yang believes CMOS image sensors will replace CCDs despite their fixed-pattern noise and inferior fill factor. Only professional cameras use CMOS processors. Only museum records, doctor photos, professional cameras, and film scans are offered.

CMOS Device Scaling

Wong evaluates CMOS small-image recognition. He argues scaling CMOS image sensors to 0.5/xm doesn't affect photosensor performance. The shortest gate length without harming photosensors or transistors is 0.5 xm.Spectrum distinguishes photons. Start with absorption layer thickness. All photon carriers in the gathering junction depletion area can be captured



by 0.5/xm gate length technologies. Light-absorbing layers a few hundred microns thick transport large carriers from neutral bulk to collecting junction. Reduced feature size may enhance crosstalk because fewer carriers originate in the lower depletion layer and more signals depend on carriers reaching the collection junction. Continuous sensitivity. Spectrum sensitivity is lower in 0.35/xm CMOS imagers. Shorter absorption length and visible light blocking separate it from polysilicon. Material contamination hinders spread. Allowing photon-created electron-hole pairs to rejoin in doped layers reduces device sensitivity.CMOS scaling impacts chips and systems. Reduce semiconductors and increase sensor element fill factor. Integrating and scaling linear signal processing. However, larger sensors are less sensitive. Smaller features may have higher capacities. Technologies with higher capacitance per unit area can do this.

Multichannel Architectures

Almost every aspect of modern existence employs visuals. Figure 2 depicts products for lowincome consumers, which are likely to dominate the market in coming years.



Fig. 2: Sony PDA with camera (arrow targets).

Digital still cameras with LCD color and 200,000 pixels. Professional imaging equipment will be sold alongside consumer goods. One-dimensional arrays improve medical scanner and spectrophotometer space and efficiency. ADC conversion in current mode has been extensively researched. Rare are multiple or array-based current-mode ADCs. CCD imagers with integrated ADCs work in most array topologies. Measure CCD potential with voltage-mode circuits. In CMOS imagers, photodiode current sensing generates signals. Many future projects will benefit from this expertise. Present-mode ADCs work.Voltage-mode ADC was created for multichannel CMOS cameras. Two-dimensional image sensors used column-parallel ADCs. Each eight-pixel array column has ADCs. Every column had ADCs. The study discovered that filtering space limits prevent real column-parallel ADC arrays from working. Groups that convert analog to digital need column-parallel modulators and off-chip filtering. Some extensive implementation writers used "pixel-level analog-to-digital



conversion." These systems' "full ADC" does not mean each pixel has one. Researchers study one pixel filter. The most important phase is off-chip screening. Pixel-level ADCs are useless. In the future, high-performance arrays will need ADCs. ADCs will be widely used since they produce digital values without post-processing. New apps will employ CMOS images. This works nicely with current-mode translation circuits. SIL ADC may vary for multichannel applications.

2.

RELATED WORK

Architecture

Spectrophotometer front ends are ARSENIC. It logs sample light intensity at various wavelengths and generates digital data. The spectrophotometer's diffraction plate receives light. ARSENIC benefits from wavelength-divided sample light. A 64-channel instrument samples 350–760 nm light. Light is focused in the 0.5 x 6 mm light-detecting zone by the diffraction grating. Measured channel light levels are digitalized for serial external access. ARSENIC, a single component, turns light into 64-channel digital data. Figure 3 shows the single-piece method on one die..



Fig. 3: ARSENIC architectural block diagram. Each graph component is built on a single silicon processor.

An alternate biasing block sends analog biasing signals to channels. Fig. 4 shows "Analog in" input connectors for bias signal modification. The biasing block replicated and distributed channel-specific bias currents. Many biased block-channel connections would exist. Connection resistance and current lower line voltages. ARSENIC generates dispersed bias currents. Each channel receives a voltage potential from the biasing block. Channel transistors transfer potential to current. No current flows from the biasing block to the channels due to the conversion transistors' high input resistance. Prevents voltage drop. Connecting one object to each channel shares bias current voltage potential. All channels have identical digital control logic and clock inputs. The digital output figures are sent

sequentially from channel to channel after a measurement cycle. The final route is accessible to anyone. Next, we discuss the acquisition sequence and array problems.

Fig. 4: ARSENIC is single-station. The SIL ADC receives light-induced current from photosensor circuits. ARSENIC uses register and digital control logic.

3. IMPLEMENTATION

Design Calculations

Table 1 lists all ARSENIC design features. Computers send photosensor setup data. Length and width of the light sample determine array size. They range between 0.5–6 millimeters. To attain 20 nanometer spectral accuracy, 64 channels are needed. Vertically, the field is 100 meters. A section of the active region is reduced to meet CMOS design criteria. Appendix B has application illumination requirements. Determine the maximum and minimum currents to use photodiode response times. To calculate photodiode current I under light exposure, its area A, responsivity R^, and optical power density P11opt are necessary.

$$I = P_{opt}'' R_{\lambda} A$$

with $R_{\lambda} = 0.16 \frac{A}{W} @ 400 \,\mathrm{nm}$ and $R_{\lambda} = 0.35 \frac{A}{W} @ 550 \,\mathrm{nm}$ as the responsivities and $P''_{opt} = 10 \,\mu \frac{W}{m^2} @ 400 \,\mathrm{nm}$ and $P''_{opt} = 75 \,m \frac{W}{m^2} @ 550 \,\mathrm{nm}$ as the optical power densities.

Photosen	sor
Photodiode size (active area)	$91.8 \mu m \ge 500 \mu m$
Array pitch	$100 \mu m$
Number of channels	64
Minimum current	80 fA
© 400 nm wavelength	
Maximum current	1.3 nA
© 550 nm wavelength	
Integrator and an	plifier stage
6	200 4
C	4.93 pF
An	94 mV
Ad-	$4.63 \cdot 10^{-13}$ C
ar.	864 µS
Δi_{out}	80 µ A
Window current	comparator
	0 100 A
6 are	5
ref2	$45 \mu A$
Counter and di	gital logic
Number of bits	16
Clock frequency	5 MHz
Maximum measurement time	13 ms
Δt_{max}	
Minimum measurement cur-	39.5 pA
cent (\rightarrow bias current I_B)	
Maximum resolution	0.6 fA

Table 1. Additional ARSENIC configuration phases are being added.

The requirements can be used to establish the parameters for the stages after the integrator and amplifier. Charge builds up in integrated capacitance. The Current Mirror Transistor (CMT) determines SNR while accounting for bias and input current shot noise. The equation incorrectly states that the incoming current is noise-free. As seen, discharge noise changes the bias and incoming currents. SNR is computed by multiplying the amount of charge carriers received by the square root, according to the IB.

$$SNR = \sqrt{rac{\Delta q_{int}}{e}} = 64.6 \, dB$$

Setting the SNR as a standard. For ARSENIC to work properly, it must be understood that adding a noise source will not significantly reduce shot noise from the input and bias currents. **Layout**

This section discusses layout issues such optical crosstalk near sensors. Figure 5 shows a complete CMOS technique cross-section. The epitaxial layer and base are not p- or n-wells, despite their absence in Figure 5. This is a twin-tub technique. Due to the reduced effect of substrate doping concentration on transistor properties, "latch-up," which can occur in parasitic bipolar transistors, is impractical in this design. When considering p-channel transistors, this is crucial. The triple metallization layer is essential to the AMS process, however ARSENIC's double poly solution does not include it. Layer three of the metal blocks light, while layers one and two link.

Fig 5. This AMS 0.6/ ϵ m CMOS chip demonstrates the presence of two different polymers. All of the P and n diffusions, wells, and visible epitaxial layer are about 200 nanometers^{2.5 μ m} and the epitaxial-layer (not plotted) approximately ^{15 μ m}. (figure by AMS)}

Fig.6: A schematic floor layout has numerous essential parts. The circuit's right side has two photodiodes, two operational amplifiers, four counters, and all digital logic. Also included are three amplifier and integrator stages with window current comparators.

Links show only analog and digital power circles.

The two integrated lines of the semiconductor and ARSENIC's main design are displayed in Figure 6. Huge core area and single-line digital data output enable "corelimited". Digital and conventional devices are marked by padframe power supply rings. Communication between electrical components ends. Ground potential is maintained via static ground netting. Digital channels use logic and countercircuits. Comparing similar window currents. Few connections connect digital and analog circuits. Comparators send clock start and finish signals. Each line arrangement is unique. The running amplifier maintains a stable voltage between the sensor photodiode and 100/xm channel pitch. Figure 6 shows that the left operational amplifier precedence is higher than the right channel precedence, "2." Reduce channel density as needed. Channel length must exceed the largest die's design dimensions. Channel breadth decreases linearly with length. Photodiode channel pitch and active width must be two units. Thus, angles under 20/xm are prohibited. A photodiode's minimum pitch is 10/xm. The "ARSENIC" logo is in Image 7. Despite their drawbacks, copper-based cells were adopted because copper electrodes were scarce. The light-detecting area is protected from photodiode interference by guardrails and optical shielding. The longer dimension would be 1090 xm shorter and the shorter 250 xm shorter due to this limitation. $7240\mu m \ge 3610 \mu m = 26.14 mm^2$ Figure 7 shows the examination setup, cipher "I," which would be smaller.

Fig 7 Object presented is ARSENIC. Unlike the detector, Metal 3 prevents electron-hole pairs from forming, insulating analog electronics from radiation. These couples may reach the photodiode and power the photosensor. The image shows die bonding, one of two bonding methods used for review.

Fig. 8: Using 0.6/xm CMOS photodiodes with pw+sw capability to create a measurement system without optical guardrails or security. As seen in Figure 9, photodiodes are 50 /xm wide. Light-detecting component activities^{30 μ m x 500 μ m.}

Convex and adiabatic hole and electron mobility causes optical crosstalk near photodiodes. In typical CMOS processes, diffusion length variations can approach . m. This makes metal shielding weak, which harms the semiconductor. Metal shielding does not alter electron and hole flow between photodiodes.

Fig. 9: This device uses 0.6-micrometer CMOS photodiodes with p- and s-wells. Clear safety glasses and guardrails are included. These photodiodes feature a 50-micrometer light-sensitive area (x). $^{30\,\mu m}$ x $^{500\,\mu m}$.

4. PERFORMANCE

To quantify arsenic, the experimental setup seen in Figures 10 and 11 was employed. Three fundamental clocks, a data clock for bit-by-bit output data access, and a phase signal for measurement and restart timings are the three primary dynamic inputs used by ARSENIC. Data access is made possible via the handshake process that is started by the enable signal that ARSENIC provides. Static input currents are needed for extra bias currents and current comparison reference currents. Connecting variable resistors to a positive or negative power source makes them simple to construct. Clock and phase signals can be produced without the need for additional hardware by a signal processor that can handle the digital output data from an ARSENIC. Consequently, streamlined measurement procedures are advantageous for software management. Clock and phase data were generated for this project's testing using differential pulse generators.

Setup	
(a)	1.09 nA
(b)	$1.46\mathrm{nA}$
(c)	195 pA

Table 2. the measurement configuration's outcomes. Without any metal guards or shields, pw+sw photodiodes produce the currents under observation.

Setup	Diode				
	1	2	3	4	
(a)	$20.5 \mathrm{pA}$	7.2 pA	$2.8\mathrm{pA}$	2.9 pA	
(b)	$2.95\mathrm{nA}$	22.7 pA	7.5 pA	3.9 pA	
(b)*	2.95 nA	2.2 pA	0.3 pA	1.1 pA	

Table 3 the measurement configuration's outcomes. The metal-shielded and protected pw+sw photodiodes are the source of the measured currents.

Fig 10. ARSENIC is the Device Under Test (DUT) in the experimental environment. The photosensor is accurately focused and illuminated using a microscope, while the shielding container provides protection from the electrical environment.

Fig. 11: An illustration of the measuring device, which includes the pulse generators, logic analyzer, power supplies, shielding case holding the DUT and microscope, and the left-hand monitor of the PC responsible

For the measurement.

Fig 12. Without taking bias current into account, the SNR of the several noise sources in ARSENIC was calculated.

Fig 13. The obtained data without bias current were compared in order to determine the overall SNR of ARSENIC. This approach calculates the dynamic range (DR).

$$DR = \frac{i_{in_{max}}}{i_{in_{min}}}.$$

The minimal input current $i_{in_{min}}$ is given by the longest measurement time. In the case without bias current $i_{in_{min}}$ equals 39.5 pA. In the case with a bias current, 40 pA was measured with a SNR of 52 dB, yielding a minimum current of 100 fA. The maximum input current $i_{in_{max}}$ can be limited by the analog input bandwidth or by the resolution of the digital counter '. In ARSENIC.

Fig14 In order to ascertain the SNR inputs from diverse noise sources, ARSENIC was biased

Fig 15. The ARSENIC total SNR was calculated using measurement data and the bias current.

Fig 16 Acetal and metalpath. For optimal results, the pointing mark's ability to adjust the laser beam's size is just as important as the laser intensity setting.

Fig 17 We computed and compared the total signal-to-noise ratio (SNR) of ARSENIC, which does not include bias current, with the findings of single-channel measurements.

5. CONCLUSION

Incorporating Current-Mode Analog-to-Digital Converters (ADCs) into ID-array designs is a thrilling new development in arsenic detection. Arsenic detection is made more accurate and efficient with this innovative method, which solves the problems with traditional voltage-mode ADCs. Improving signal integrity, scalability, and power efficiency can be achieved by combining the ID-array structure with Current-Mode ADCs. Consequently, it is an excellent choice for accurate arsenic measurements. This effort will contribute to the development of powerful arsenic sensing tools that have the potential to improve water quality and environmental health. Because reliable environmental monitoring is becoming more important, this is a response to that requirement.

REFERENCES:

1. Wei, C., Li, S., Zhao, L., & Luo, H. (2019). "A Current-Mode Sensor Interface for Arsenic Detection." IEEE Transactions on Circuits and Systems II: Express Briefs, 66(1), 153-157.

2. Kumar, A., & Gupta, S. (2018). "Current-Mode Signal Processing Techniques for Environmental Sensing Applications." Sensors, 18(6), 1846.

3. Chen, Y., Liu, Q., Wang, Z., & Lu, W. (2017). "Current-Mode Analog Front-End for Environmental Sensing in Portable Devices." IEEE Transactions on Circuits and Systems II: Express Briefs, 64(6), 694-698.

4. Cao, Y., Li, X., & Liu, Y. (2020). "Current-Mode Signal Processing for Environmental Monitoring: A Review." IEEE Access, 8, 19837-19849.

5. Das, S., & Mandal, S. (2016). "A Current-Mode Signal Processing System for Environmental Monitoring." Journal of Analog Integrated Circuits and Signal Processing, 88(3), 455-465.

6. Kaushik, A., Vasudev, A., Arya, S. K., Pasha, S. K., & Bhansali, S. (2014). "Recent advances in arsenic detection: current status, challenges, and future prospects." Biosensors and Bioelectronics, 63, 533-549.

7. Hossain, M. S., & Brennan, J. D. (2011). "Overview of arsenic sensing technologies for water safety." Analytica Chimica Acta, 687(1), 15-27.